Abstract-The intensive use of semiconductor devices enabled the development of a repetitive high-voltage pulse-generator topology from the dc voltage-multiplier (VM) concept. The proposed circuit is based on an odd VM-type circuit, where a number of dc capacitors share a common connection with different voltage ratings in each one, and the output voltage comes from a single capacitor. Standard VM rectifier and coupling diodes are used for charging the energy-storing capacitors, from an ac power supply, and two additional on/off semiconductors in each stage, to switch from the typical charging VM mode to a pulse mode with the dc energy-storing capacitors connected in series with the load. Results from a 2-kV experimental prototype with three stages, delivering a 10-μs pulse with a 5-kHz repetition rate into a resistive load, are discussed. Additionally, the proposed circuit is compared against the solid-state Marx generator topology for the same peak input and output voltages.
I. INTRODUCTION
T HE USE OF solid-state switching technology has greatly contributed to the compactness of modern pulsed power, increasing the repetition rate, lifetime, and mobility in civil applications gradually near consumers, such as in material modification, environment protection, and biological and medical developments [1] . This is a reality both in the mature pulse-generation techniques, such as the Marx generator, redefined by the intensive use of semiconductors [2] - [5] , and in recent pulse-generation techniques brought from the modern power electronics switch-mode converters, such as the full-bridge, half-bridge, push-pull, forward, and flyback converters in hard-switching or resonant topologies [6] - [10] .
One can say that the use of semiconductors, with the inherent operating flexibility, has the potential to spread pulsed-power generation capabilities to other circuits that, until now, have not been tested for pulsed-power generation. This is the situation with voltage-multiplier (VM) circuits, common ac-to-dc stepup converters, often included in pulsed-power systems for transferring energy to the high-voltage (HV) energy-storage stage, but not for pulsed-power generation itself.
Manuscript received October 7, 2009 DC cascade VMs, supported in capacitor diode networks, have been around for decades for HV dc generation from relatively low ac voltages in different applications. Nowadays, many standard cascade circuits, depending on the load requirements and on the VM component characteristics, are used [11] , [12] .
Nonetheless, two basic VM topologies are usually used, where the output voltage comes from a series of capacitors with lower breakdown voltages (e.g., the popular Cockcroft-Walton circuit topology) or from a single capacitor with higher voltage rating, as shown in Fig. 1 . The first circuit is recommended when generating HVs at low currents, and the second one is recommended when generating lower voltages at higher currents.
Considering the circuits shown in Fig. 1 , the odd and even VMs differ by the position of the ground connection relative to the ac power supply (PS). Also, a negative output voltage can be obtained if diode polarities are reversed.
A newly developed repetitive HV pulse generator that takes advantage of the intensive use of semiconductors and of the VM circuit topology shown in Fig. 1 will be presented. In order to accomplish this, additional on/off semiconductors are used to switch from the typical charging VM mode to a pulse mode with the dc energy-storing capacitors connected in series with the load.
Preliminary experimental HV measurements taken from an assembled 2-kV prototype will be presented. The obtained circuit is compared with a solid-state Marx generator in terms of the number of semiconductors used and the voltage held by each device, for the same peak input and output voltages.
II. HV PULSE-GENERATOR CIRCUIT
The VM circuit in Fig. 1 has a topological property that enables HV pulse generation. A number of dc charged capacitors are not connected in series, but can be further series connected 0093-3813/$26.00 © 2010 IEEE with the load, during a short period compared with the charging one, delivering an HV pulse with a considerable VM factor. As it will be shown in the following sections, this process has similarities with the Marx generator concept.
A. VM Circuit
The VM in Fig. 1 has D 1 -D n rectifier diodes, coupling capacitors C 2 -C n−1 with even indices, and an energy-storing capacitor C j (C 1 -C n with odd indices), with n as an odd number. When diode D 1 is forward biased, during the positive half cycle of the PS voltage v ac , capacitor C 1 is charged to the peak ac input voltage U ac and retains this voltage. When diode D 2 becomes forward biased, during the negative half cycle of the PS voltage, capacitor C 2 is charged to the algebraic sum of the ac input voltage and the C 1 capacitor voltage, or twice the peak ac input voltage, i.e., 2U ac . The same process repeats at successive stages. The top and bottom figures in Fig. 2 show the topology of the circuit in Fig. 1 at the positive and negative peaks of the source voltage v ac , respectively.
At steady-state operation, considering ideal components and negligible load current, the capacitor voltage should be equal to twice the peak ac input voltage 2U ac for the top seriesconnected coupling capacitors and to 1, 3, 5, . . . , n times the peak ac input voltage U ac for the bottom parallel-connected capacitors. Hence, the bottom capacitor-voltage ratings heighten with an increasing odd multiplication factor.
As described, the circuit in Fig. 1 has an attractive characteristic, as the energy-storing bottom capacitors are not in series, but if one could disconnect each negative terminal and connect each capacitor in series with the load, the resulting voltage would be
This can be done using a semiconductor that switches from a VM mode, which charges the capacitors, to a pulse mode to apply the series voltage into the load. Fig. 3 shows a simplified n-stage VM-type generator that delivers positive HV repetitive square pulses into resistive and/or capacitive loads, based on the circuit in Fig. 1 .
B. Positive Pulsed VM Circuit
The generator comprises two interconnected circuits: the charging circuit, with diodes D 1 -D n and coupling capacitors C 2 -C n−1 , and the pulse circuit with energy-storing capacitor C i and IGBTs with antiparallel diodes (T ci and T pi ), where n and i are odd indices.
The operation of the circuit in Fig. 3 can be understood by considering two different operating modes, namely, the VM charging mode and the VM pulse mode.
For the charging mode, shown in Fig. 4 , switches T ci and T pi are triggered on and off, respectively. However, there is a difference between the positive and negative half cycles of the PS voltage v ac . During the positive ac voltage, Fig. 4 (top) , the semiconductors T ci are on and the bottom capacitors are charged, then during the ac negative voltage, Fig. 4 (bottom) , the T ci antiparallel diodes are on (i.e., short-circuiting the transistors) and the top capacitors are charged. At the end of this period, all the capacitors C i are charged, considering
Simplifying, for the input peak amplitude voltage, (2) gives
where n and i are odd numbers. During the charging period, switching on T ci guarantees that the voltage applied to the load is roughly zero. Also, T pi in the OFF state blocks any self-discharge path from C n to the load.
Considering the pulse mode, shown in Fig. 5 , switches T ci and T pi are triggered off and on, respectively. The circuit also behaves differently, depending on whether the pulse is generated during the positive or negative half cycle of the PS voltage v ac . If the pulse is generated during the positive ac voltage (Fig. 5) , capacitors C i are connected in series and the voltage applied to the load v 0 is approximately equal to
where n and i are odd numbers. However, if the pulse is generated during the ac negative voltage, the charging process competes with the capacitors C i connected in series with the load, and the voltage applied to the load can be different from (4) due to a different charged voltage on C i capacitors. For example, in theory, for n = 5, v c1 = U ac , v c3 = 3U ac , and v c5 = 5U ac . Furthermore, (3) becomes
and (4) becomes
The value of v 0 depends on the operating conditions and characteristics of the passive and active components used.
For a capacitive load, after the HV pulse, the load will stay charged with a positive voltage until the charging mode of the energy-storing capacitors. During the charging mode, the load is shorted by T ci switches and their antiparallel diodes during the positive and negative cycles of the ac input voltage, respectively. Fig. 6 shows a simplified n-stage VM-type generator that delivers negative HV repetitive square pulses into resistive and/or capacitive loads. In comparison with the circuit in Fig. 3 , the polarity of all the semiconductors is reversed.
C. Negative Pulsed VM Circuit
The analysis of the circuit in Fig. 6 is similar to the one presented in the last section for the positive circuit.
III. DESIGN CONSIDERATIONS
The circuit shown in Fig. 3 contains some demanding design issues. First, when choosing the semiconductors, T ci and T pi , it would be desirable that the voltage and current in each device should be the same. However, as seen in the last section, an ac input voltage charges the C j capacitors with U ac multiplied by an increasing odd factor, leading to successive increasing voltage ratings by T ci and T pi in each stage.
Second, during start-up, when the capacitors are completely discharged, the charging input peak voltage U ac must be slowly increased in order to limit the charging current in all the semiconductors, which is critical for T ci switches in the first stages due to the parallel charging process of the capacitors.
In the described charging method, the T ci semiconductor module current loading is not equal. For instance, in the circuit in Fig. 3 , T c1 (including its antiparallel diode) conducts current required for capacitors C 3 , C 4 , . . . , C n−1 , C n and T c2 (including its antiparallel diode) conducts charging current for C 5 , C 6 , . . . , C n−1 , C n and so forth. Thus, in practical implementation, modules with successive decreasing current ratings can be used. In addition, the T ci and T pi switches conduct different current values for the charging and output current pulses, respectively.
In view of that, the T ci and T pi semiconductors are required to conduct unequal currents and block unequal voltages, and hence, the benefits of standardization are somewhat compromised, as the use of half-bridge semiconductor structures currently integrated in modular packages is advantageous to assemble the trigger circuit with the semiconductors in the same package since it allows bootstrap operation [13] .
The triggering of the IGBTs is another important issue in this circuit. In fact, two signals v gs(T pi) and v gs(T ci) are required to drive T pi and T ci , respectively, which must be triggered synchronously. Since these devices are at different HV potentials, gate drive circuits with galvanic isolation are mandatory (optic fibers are used to transmit the gate signals and to reduce both stray capacitances to ground and spacing), together with isolated power supplies to further process the transmitted gate signal and supply power to the gate drivers.
The most common solutions include isolation transformers [14] but diode strings are also described [2] . Fig. 7 shows the Fig. 3 generator circuit with a diode string for supplying the necessary power to the different stages, consisting of a PS U aux , diodes D ai , and capacitors C ai . Capacitors C ai are charged during the C i charging period via the diodes D ai and switches T ci . Afterward, during pulse mode, diodes D ai hold the HV and isolate the different stages.
The constraints of the auxiliary circuit operation in Fig. 7 , in order to maintain the C ai capacitors charged, together with the T ci and T pi semiconductor power dissipation limits and the capacitor C i charging time, impose some pulse frequency boundaries and maximum duty-cycle operation.
IV. EXPERIMENTAL RESULTS AND DISCUSSION
To test the proposed generator, the three-stage low-power circuit shown in Fig. 8 was assembled, based on Fig. 3 , with 1-μF/1200-V capacitors and 1200-V discrete semiconductors, SKW15N120 IGBTs, and D09E120 diodes from Infineon.
The IGBTs were triggered by the half-bridge drive HV circuit IR2213 from International Rectifier, where the isolated output channel T pi is supplied via bootstrap diodes. The driver input channels are fed directly from optical fiber receiver circuits that collect the charging and pulse trigger signals from the main drive circuit generation board at ground potential. Optical fiber devices HFBR 2521 and HFBR 1521 were used to transmit the IGBT drive signals, generated by a microcontroller, to each stage. In addition, a diode string, based on Fig. 7 , was used.
The input ac voltage was supplied from an H-bridge inverter with ∼225-V amplitude and 25-kHz frequency. The pulsed VM was operated with a 5-kHz 10-μs pulsewidth. The pulses were synchronously generated during the positive half cycle of the inverter voltage v ac .
For the assembled prototype of the circuit in Fig. 8, Figs . 9 and 10 respectively show the experimental measured values for the input inverted ac voltage, ∼225 V, and the output load voltage, ∼2000 V, which is roughly nine times the input amplitude, as described in (6) The concept shown in Fig. 3 is similar to the Marx generator concept, where a number of capacitors are charged in parallel from a dc voltage supply and discharged in series into the load, as shown in Fig. 11 as an example of a solid-state Marx circuit [15] .
In both circuits, Figs. 3 and 11 , the applied voltage comes from a series of capacitors, which are charged from a relative lower input voltage as compared with the output. Nevertheless, some significant differences subsist. In the circuit in Fig. 11 , a dc input voltage charges the C i capacitors with about the same voltage U dc as the PS, the maximum voltage held by the T ci and T pi switches. On the other hand, in the circuit in Fig. 3 , an ac input voltage charges the C i capacitors with U ac multiplied by an increasing odd-factor voltage, leading to a higher output voltage multiplication factor, considering the same number of stages and the same input-voltage amplitude. Hence, in the latter circuit, the voltage held by T ci and T pi switches increases, following the voltage in the C i capacitors.
In order to compare both circuits, for example, let us consider a −9-kV output for a 1-kV-amplitude input voltage and the use of 1.2-kV semiconductors and capacitors with equal capacitance C. Considering first a solid-state Marx circuit, as in Fig. 11 , it requires 9 stages, with 19 IGBTs, 9 diodes, and 9 capacitors. This circuit stores a maximum energy in the capacitors of E Marx = (9/2)C(U dc ) 2 , each capacitor equally charged to about 1 kV. Considering now the VM circuit, as in Fig. 3 , it only needs three stages, but several capacitors and semiconductors must be series connected to hold off the voltage, giving 18 IGBTs, 12 diodes, and 13 capacitors. Hence, this circuit also stores a maximum capacitor energy of E VM = E Marx , with the capacitors charged to increasing voltages v c1 = 1 kV, v c3 = 3 kV, and v c5 = 5 kV.
V. CONCLUSION
A new solid-state repetitive HV pulse-generator topology based on a dc VM has been described. The proposed circuit uses semiconductors intensively to switch from the typical charging VM mode to a pulse mode with the dc capacitors in series with the load.
A prototype was assembled using 1200-V capacitors and semiconductors. Considering a 225-V-ac-input rectangular voltage from an H-bridge inverter, the circuit multiplies the input-voltage amplitude by nine and delivers 2000-V 10-μs pulses to a 10-kΩ resistive load. The maximum voltage held off by switches T c5 and T p5 was about 1125 V, five times the input-voltage amplitude.
Given that the circuit is based on a VM topology, there is no need for an external HV PS as a primary energy source to feed the energy-storing capacitors. Instead, these capacitors are charged by the VM circuit itself, which is similar to the Marx generator concept.
